

10/30/00
JC954 U.S. PTO

11-01-00

A

UTILITY PATENT APPLICATION TRANSMITTAL

(New Nonprovisional Applications Under 37 CFR § 1.53(b))

Attorney Docket No.

CY-0016

TO THE ASSISTANT COMMISSIONER FOR PATENTS:

Transmitted herewith is the patent application of () application identifier or (X) first named inventor, Michael T. Moore entitled ARCHITECTURE FOR EFFICIENT IMPLEMENTATION OF SERIAL DATA COMMUNICATION FUNCTIONS ON A PROGRAMMABLE LOGIC DEVICE (PLD), for a(n):

(X) Original Patent Application.

() Continuing Application (prior application not abandoned):

() Continuation () Divisional () Continuation-in-part (CIP)

of prior application No: _____ Filed on: _____

() A statement claiming priority under 35 USC § 120 has been added to the specification.

Enclosed are:

(X) Specification; 22 Total Pages.

(X) Drawing(s); 4 Total Sheets.

(X) Oath or Declaration:

(X) A Copy of a Newly Executed Combined Declaration and Power of Attorney:

(X) Signed. () Unsigned. () Partially Signed.

() A Copy from a Prior Application for Continuation/Divisional (37 CFR § 1.63(d)).

() Incorporation by Reference. The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied, is considered as being part of the disclosure of the accompanying application and is hereby incorporated herein by reference.

() Signed Statement Deleting Inventor(s) Named in the Prior Application. (37 CFR § 163(d)(2)).

() Power of Attorney.

(X) Return Receipt Postcard.

() Associate Power of Attorney.

(X) A Check in the amount of \$ 710.00 for the Filing Fee.

() Preliminary Amendment.

() Information Disclosure Statement and Form PTO-1449.

() A Duplicate Copy of this Form for Processing Fee Against Deposit Account.

() A Certified Copy of Priority Documents (if foreign priority is claimed).

() Statement(s) of Status as a Small Entity.

() Statement(s) of Status as a Small Entity Filed in Prior Application, Status Still Proper and Desired.

() Other: _____

CLAIMS AS FILED				
FOR	NO. FILED	NO. EXTRA	RATE	FEE
Total Claims	23	3	\$18.00	\$ 54.00
Independent Claims	3	0	\$78.00	\$ 0.00
Multiple Dependent Claims (if applicable)				\$0.00
Assignment Recording Fee				\$0.00
Basic Filing Fee				\$710.00
Total Filing Fee				\$ 764.00

Pursuant to 37 CFR § 1.25, at any time during the pendency of this application, please charge any fees required or credit any overpayment to Deposit Account 50-0742.

Respectfully submitted,

By: Bradley Sako
Bradley Sako, Attorney of Record, Reg. No. 37923

Date: OCTOBER 29, 2000

Correspondence Address:

Bradley T. Sako, Patent Attorney
3954 Loch Lomand Way
Livermore, CA 94550
Phone: 1-408-839-1082
Fax: 1-925-961-0184

I hereby certify that this is being deposited with the U.S. Postal Service "Express Mail Post Office to Addressee" service under 37 CFR § 1.10 on the date indicated below and is addressed to:

Assistant Commissioner for Patents
Box Patent Application
Washington, D.C. 20231

By: Bradley Sako

Typed Name: Bradley Sako

Express Mail Label No.: EF088561728US

Date of Deposit: OCTOBER 30, 2000

JC825 U.S. PTO
09/703181
10/30/00

ARCHITECTURE FOR EFFICIENT IMPLEMENTATION OF SERIAL DATA COMMUNICATION FUNCTIONS ON A PROGRAMMABLE LOGIC DEVICE (PLD)

5

TECHNICAL FIELD

The present invention relates generally to programmable logic devices (PLDs), and more particularly to PLDs that may be configured for data communication applications.

BACKGROUND OF THE INVENTION

10 Programmable logic has increasingly become a valued resource for system designers. Programmable logic can allow for a custom logic design to be implemented without the initial cost, delay and complexity of designing and fabricating an application specific integrated circuit (ASIC).

15 Currently, there are many variations of programmable logic, including simple programmable logic devices (SPLDs), complex PLDs (CPLDs), and field programmable gate arrays (FPGAs) (referred to herein collectively as programmable logic devices (PLDs)).

20 While PLDs can have numerous applications, one application of increasing value is serial data communications. Increasingly, various electronic devices can communicate with one another with serial data streams of various protocols. A number of factors can effect the efficiency of serial communications. In particular, for many transmission media, it can be desirable to balance bit data values (i.e., the number of consecutive "1" or "0" values). Such balancing is also referred to as generating encoded values having a low (or zero) DC component. Balanced data values can limit baseband wander in a data carrying signal. Along these same lines, it can also be desirable to include a minimum density in the number of
25 transitions in a data value. Transition density can aid in recovering a clock signal for a serial

data stream.

One of the many approaches to balancing bit data values includes encoding data words of one bit length into longer bit length data words. Such longer data words may, in some cases, have the same number of zeros and ones. Alternatively, in cases of value mapping, an input data word may be encoded into an output data word having the same bit size.

Among the various well-known encoding schemes are 4/5 bit encoding and 8/10 bit encoding. Such encoding operations will be referred to herein generally as x/y encoding/decoding, where it is understood that x and y are numbers of bits, with x being the number of bits before an encoding operation (or after a decoding operation) and y being the number of bits after an encoding operation (or before a decoding operation). While in many applications $x < y$, in other operations $x = y$ and/or $x > y$.

An encoding operation may encode data words of x bits into data words of y bits for various reasons, including those described above. A decoding operation may receive encoded data words of y bits and generate original data words of x bits.

Another type of encoding that may be useful for clock recovery functions is “scrambling.” Scrambling can essentially detect when a sequence of consecutive bits has the same value, and can periodically insert an additional value that may ensure a transition in state occurs within a predetermined time frame. In many cases, a scrambling circuit may include, or be functionally equivalent to, a serial arrangement of shift registers with one or more feedback stages. Such functions may be expressed as a polynomial. Polynomial representation of scrambling functions and circuits are well-known in the art. Further, as in the case of x/y encoding and decoding, scrambling functions may have corresponding de-scrambling functions for extracting the added states.

As noted above, serial data communications can be an important application for an integrated circuit. While fully custom application specific integrated circuits (ASICs) can be developed to meet a particular application, such approaches may be expensive and inflexible. Such approaches can incur expenses, as manufacturing components (e.g., masks, packaging etc.) may have to be custom developed for the ASIC. Such approaches may be inflexible, as changes in a design can be difficult to accommodate without altering existing manufacturing components.

As an alternative to an ASIC, conventional programmable logic solutions have programmed programmable logic devices with serial data communication functions. A typical programmable logic approach can include expressing a desired function in a higher-level design language. Such a function may then be synthesized into actual programmable logic gate configuration/interconnections.

A drawback to such conventional approaches can be the gate "cost" of realizing such serial communication functions on a PLD. As but one example, a conventional 8/10 bit encoder/decoder has been known to require 11,500 gates on a FPGA. Dedicating such a number of gates to one function of a serial communication application reduces the ability of a programmable logic device to accommodate any other functions.

Another drawback to conventional PLD approaches can be flexibility. The particular type of x/y encoding utilized in a system may differ according to particular communication standards. That is, one serial communication standard may have one type of 8/10 bit encoding/decoding, while a second may have a different type of x/y encoding/decoding, while a third may have one type of 4/5 bit encoding/decoding. Likewise, a particular polynomial for scrambling/de-scrambling can likewise vary between standards. Consequently, while one PLD

configuration can be synthesized to meet one standard, re-design and re-synthesis may have to be performed to meet a different standard using a different type of encoding/scrambling.

Yet another drawback to conventional programmable logic approaches to serial communication applications can be timing requirements for such applications. For example, in some applications, serial communication operations may have to function in synchronism with a 125 MHz system clock, have input set-up times of about 1.5 nS, latch hold times of about 1.0 nS, and clock to output times of about 5.5 nS. Such timing constraints can be difficult to meet, as a synthesized solution may include signal propagation paths that include gates that are not necessary of a given function, but result from the logic gate layout of a PLD.

In light of the above discussion, it would be desirable to arrive at some way of providing an integrated circuit for serial communication applications that can be more flexible than conventional ASIC and PLD approaches.

It would also be desirable to arrive at some way of providing a programmable device that can provide serial data communication functions without necessarily consuming as many programmable resources as conventional PLD approaches.

SUMMARY OF THE INVENTION

The present invention includes an integrated circuit having a programmable portion and a communication portion. A programmable portion may include user configurable gates, such as those in conventional programmable logic devices (PLD). A communication portion may include circuits designed to perform predetermined communication functions. As but two examples, such predetermined functions may include x/y encoding and/or decoding, and/or scrambling and/or de-scrambling. A communication portion can be smaller and/or

DETAILED DESCRIPTION OF THE EMBODIMENTS

Various embodiments will now be described in conjunction with a number of diagrams. The embodiments set forth a programmable logic device (PLD) that may include
5 circuits dedicated to one or more particular serial communication functions. All, or a portion of such circuits may be formed specifically for such functions, as opposed to being configured by a conventional design and synthesis process. Serial data values may be received, and operated on according to variables that are hardwired or programmed into the device. Different variables are selectable to enable different applications, such as
10 encoding/de-coding and/or scrambling/de-scrambling.

Referring now to FIG. 1, an integrated circuit (IC) according to a first embodiment is set forth in a block diagram and designated by the general reference character **100**. An IC **100** may include a programmable portion **102** and a communication portion **104**. A programmable portion **102** may include programmable logic circuits that may be configured
15 by a user according to well-known techniques (e.g., high-level design language and synthesis). A communication portion **104** may include integrated circuits particularly designed to provide serial data communication functions. In one arrangement, a communication portion **104** may be formed from non-programmable circuits. In another arrangement, a communication portion **104** may have some circuits formed from
20 programmable logic circuits, with the remainder being formed from non-programmable circuits.

A programmable portion **102** may be formed in the same semiconductor substrate as a communication portion **104**. That is, in one arrangement, a communication portion **104**

may be a circuit or collection of circuits embedded into a programmable logic device (PLD).

As shown in FIG. 1, a communication portion **104** may include an operation control store **106**, a serial data operation circuit **108**, and physical layer circuit **110**. A serial data operation circuit **108** may receive data words, and perform one or more predetermined operations on such data words (e.g., encode/scramble/decode/de-scramble). How, and/or which particular operation may be performed can be controlled according to a control value supplied from an operation control store **106**, and/or a function select value ENC_SEL supplied as an input to a communication portion **104**.

An operation control store circuit **106** may store a number of control values. A select input SELECT can determine which particular operation can be performed by a serial data operation circuit **108**. In one arrangement, an operational control store circuit **106** may include both preset control values as well as user programmable control values. In this way, an externally supplied select signal SEL can establish a particular serial communication function provided by an IC **100**.

A physical layer circuit **110** can convert data values output from a serial data operation circuit **108** into a serial stream of data bits. A physical layer circuit **110** may include amplifier circuits and timing circuits to ensure that a serial data output stream can meet various requirements for a particular transmission media.

It is understood that data input to a serial data operation circuit **108** does not necessarily have to be received in a serial manner. Data may be received in parallel word form or other formats.

Thus, according to a first embodiment, an IC **100** may include a communication portion **104** that may provide one of many possible operations according an operation control

value selected from an operational control store **106** and/or a function selected by ENC_SEL signal. Further, because all, or a portion of a communication portion **104** may include circuits specifically designed for particular functions, such circuits may be smaller than and/or faster than conventional programmable logic approaches that may form such circuits from configured programmable logic gates. Such faster circuits may enable stringent timing requirements for serial data communication functions to be met. Such smaller circuits may be more cost-effective from a manufacturing standpoint.

Referring now to FIG. 2A, a second embodiment is shown in a block diagram and designated by the general reference character **200**. A second embodiment **200** may include an integrated circuit having the same general constituents as that set forth in FIG. 1. To that extent, like constituents will be referred to by the same reference character but with the first digit being a "2" instead of a "1."

According to a second embodiment **200**, an operation control store **206** may include a polynomial select circuit **212**, a polynomial store **214**, and a polynomial output multiplexer (MUX) **216**. A polynomial select circuit **212** may select a polynomial value from numerous polynomial values of a polynomial store **214**. A polynomial output MUX **216** can provide an output path from a polynomial store **214** to a serial data operation circuit **208**.

It is understood that an operational control store **206** may have alternate configurations. As but one example, a polynomial select circuit **212** may operate in a decoder-like function, providing a particular polynomial value as an output in response to a select input SEL. Thus, a polynomial output MUX may not be included. Similarly, a polynomial store **214** may continuously output multiple polynomials, one of which may be selected by a polynomial output MUX **216** according to a select input SEL. Thus, a

polynomial select circuit may not be included.

In the second embodiment **200**, a serial data operation circuit may include two circuit blocks: a block converter **218** and a scrambler circuit **220**. A block converter circuit **218** may receive input data values DATA, and perform one or more operations on such values.

5 Resulting converted data can be supplied as an input to a data MUX **222**.

A scrambler circuit **220** may include circuits for scrambling an input data value DATA according to a polynomial value provided by an operation control store **206**. Scrambling may occur as described above, introducing transitions into a sequence of serial data values. Resulting scrambled data can be supplied as another input to a data MUX **222**.

10 A data MUX **222** may be controlled by an encoder select signal ENC. According to an encoder select signal value ENC_SEL, data from a block converter **218** or a scrambler circuit **220** can be provided as a data output. A data MUX **222** thus shows one example of a selectable data path for connecting a block converter **218** and scrambler circuit **220** to a data output.

15 A first embodiment **200** may further include a framer circuit **224**. A framer circuit **224** can “frame” data from a data MUX **222**. As is well understood, a framer circuit **224** can insert delimiting information (e.g., a particular bit or bit sequence) that can identify the beginning and/or ending of a data frame. Data frames from a framer circuit **224** may be processed by a physical layer circuit **210** in the same general manner as described in
20 conjunction with FIG. 1. A framer circuit **224** may be a fixed circuit formed in a substrate. In addition, or alternatively, a framer circuit **224** may be formed in part or in whole from a programmable portion **202**.

A first embodiment **200** may also include a memory circuit **226**. A memory circuit

226, as but one example, can store configuration information that can establish the functionality of programmable portion 202. As shown in FIG. 2A, a communication portion 204 may receive one or more internal clock signals CLKI from a timing circuit 228. In the example of FIG. 2A, a timing circuit 228 may generate an internal clock signal CLKI from an external clock signal. In one particular arrangement, a timing circuit 228 may include a phase locked loop or delay locked loop circuit to phase shift an external clock signal CLK, and thereby generate an internal clock signal CLKI.

In this way, an IC 200 may include a programmable portion 202 and serial data communication portion 204, where the serial data communication portion 204 may include selectable preset functions (e.g., block conversion, scrambling). Still further, a selected function may be further varied by controlling how the function is executed (e.g., selecting a polynomial value for a particular type of scrambling).

It is understood that a scrambling polynomial value may take various forms. As but a few of the many possible examples, an operation control store 206 may store particular exponent values, may store bits that indicate particular exponent values that are to be used, or may store, generate and/or receive predetermined signals that configure a scrambler circuit 220 to perform scrambling according to a polynomial. Thus, the polynomial values provided from an operation control store 206 should not be construed as necessarily being limited to one particular form.

Referring now to FIG. 2B, a third embodiment is set forth in a block diagram and designated by the general reference character 200'. A third embodiment 200' may include an integrated circuit having similar constituents as that set forth in FIG. 1. To that extent, similar constituents will be referred to by the same reference character but further include an

apostrophe symbol.

It is noted that a second embodiment **200**, such as that shown in FIG. 2A, can be conceptualized as a "transmitting" portion, as data values are received and then encoded/scrambled for transmission. In contrast, a third embodiment **200'** can be conceptualized as a receiving portion, as data may be received and decoded/de-scrambled upon reception.

A third embodiment **200'** may thus include a physical layer circuit **210'** that may receive serial data from a communication medium. A de-framer circuit **224'** can remove delimiting information from input data frames, to thereby provide a serial data operation circuit **208'** with data words.

A serial data operation circuit **208'** may include a block converter circuit **218'** that may receive encoded data values DATA, and perform one or more decode operations on such values. Resulting decoded values can be supplied as an input to a data MUX **222**.

A de-scrambler circuit **220'** may include circuits for de-scrambling an scrambled input data value according to a polynomial value provided by an operation control store **206**. De-scrambling may include removing transitions from a sequence of serial data values. Resulting de-scrambled data can be supplied as another input to a data MUX **222**.

It is understood that while FIGS. 2A and 2B show transmitting and receiving portions separately, a single integrated circuit could include both a transmitting portion and a receiving portion.

Referring now to FIG. 3, an example of an operation control store is shown in a block diagram and designated by the general reference character **300**. An operation control store **300** may include a number of selectable values **302-0** to **302-4**. Some selectable values (**302-**

0 to 302-3) may be preset by a manufacturing process, while other selectable values 302-4 can be set by a user. Values preset by a manufacturing process (302-0 to 302-3) may be established by any of a number of steps. As but a few examples, values may be preset as mask ROM values, as "hardwired" logic circuits that generate a desired output value, or as non-volatile memory cells. The example of FIG. 3 shows particular scrambler polynomial values for different serial communication standards.

User set values 302-4 may be established by various steps. User set values 302-4 may be established in a design/synthesis step in a conventional programmable logic configuration process. In addition or alternatively, an operation control store 300 may include memory circuits, such as volatile and/or nonvolatile memory cells that may be configured to store a value, such as a polynomial value. Still further, in alternate embodiments, a user polynomial value may be provided from a source external to an integrated circuit 300. This is in contrast to conventional approaches where a polynomial value is included in a logic design and then synthesized into a particular circuit structure.

Various values stored within an operation control store 300 may be selected by select input signals SEL0 to SEL4. Selected polynomial output values are shown as POLY_USER, POLY_SONET, POLY_ATM, POLY_FIBRECHANNEL, POLY_FDDI. As described in conjunction with other embodiments, one of many polynomial output values may be provided to a scrambler circuit by a polynomial output MUX, or the like.

In this way, particular values of an operational control store 300 may be established by a manufacturer, but made selectable for a user. This can increase the flexibility of an embodiment over conventional programmable logic approaches, which may force a user to program one such a value. Still further, a user may include a custom polynomial value that

may be changed without necessarily having to re-synthesize a logic design.

Referring now to FIG. 4A, a fourth embodiment is set forth in a block diagram and designated by the general reference character **400**. A fourth embodiment **400** may include some of the same general constituents as that set forth in FIG. 1. To that extent, like
5 constituents will be referred to by the same reference character but with the first digit being a “4” instead of a “1.”

According to a fourth embodiment **400**, an integrated circuit may include a programmable portion **402** similar to, or the same as those shown in FIGS. 1, 2A and 2B. A fourth embodiment **400** may further include multiple communication portions **404-0** to **404-**
10 **n**. Communication portions (**404-0** to **404-n**) may be similar to, or the same as those shown in FIGS. 1 and 2A.

Multiple communication portions (**404-0** to **404-n**) may provide even greater flexibility than other described embodiments, as each communication portion (**404-0** to **404-**
15 **n**) may be programmed to provide a different function. As but one example, a single IC may be programmed to accommodate functions for multiple serial data communication standards.

Referring now to FIG. 4B, a fifth embodiment is set forth in a block diagram and designated by the general reference character **400'**. A fifth embodiment **400'** may include some of the same general constituents as that set forth in FIG. 4A. To that extent, like
20 constituents will be referred to by the same reference character but with an additional apostrophe.

According to a fifth embodiment **400'**, an integrated circuit may include a programmable portion **402** similar to, or the same as those shown in FIGS. 1, 2A and 2B. A fifth embodiment **400** may further include multiple communication portions **404-0'** to **404-**

n'. Communication portions (404-0' to 404-n') may be similar to, or the same as those shown in FIG. 2B. As in the fourth embodiment 400, a fifth embodiment 400' may provide added flexibility as each communication portion (404-0' to 404-n') may be programmed to provide a different function.

5 Referring now to FIG. 5, a sixth embodiment is set forth in a block diagram and designated by the general reference character 500. A sixth embodiment 500 shows one particular example of an input/output (I/O) arrangement. FIG. 5 includes a programmable portion 502 and a communication portion 504. A communication portion 504 may be similar or the same as communication portions described above. Further, while the arrangement of
10 FIG. 5 shows one communication portion, alternate arrangements may include multiple such communication portions as set forth in FIGS. 4A and 4B.

A sixth embodiment 500 may include a number of input/outputs (I/Os). Two particular groups of I/Os are shown as 524-0 and 524-1 in FIG. 5. Further, in the particular example of FIG. 5, I/Os (524-0 and 524-1) may be commonly connected to a programmable
15 portion 502 and a communication portion 504. Even more particularly, I/Os (524-0 and 524-1) may be connected directly to a communication portion 504, or alternatively, may be connected to a communication portion by way of a programmable interconnect 526 and a logic gate section 528.

A direct connection between I/Os (524-0 and 524-1) and a communication portion
20 504 can reduce propagation delay in a signal, and can aid in meeting strict timing requirements for a communication function.

Connecting I/Os (524-0 and 524-1) to a communication portion 504 by way of a programmable interconnect 526 and a logic gate section 528 may allow for additional

flexibility and performance over conventional programmable logic approaches. Such an arrangement may allow custom mapping between selected I/Os and inputs and outputs of a communication portion **504**. In addition, or alternatively, additional operations may be performed on data/input signals before being applied to a communication portion **504**.

- 5 Likewise, additional operations may be performed on data output from a communication portion **504**.

It is understood that while the various particular embodiments have been set forth herein, methods and structures according to the present invention could be subject to various changes, substitutions, and alterations without departing from the spirit and scope of the
10 invention. Accordingly, the present invention is intended to be limited only as defined by the appended claims.

IN THE CLAIMS

What is claimed is:

- 1 **1.** An integrated circuit device, comprising:
 - 2 a programmable portion comprising a plurality of circuits that may be
 - 3 configured by a user of the integrated circuit device; and
 - 4 at least one communication portion comprising at least one circuit
 - 5 block manufactured to perform a predetermined data communication function.
- 1 **2.** The integrated circuit device of claim 1, wherein:
 - 2 the programmable portion comprises a programmable interconnect
 - 3 portion and a logic gate portion.
- 1 **3.** The integrated circuit device of claim 2, further including:
 - 2 a memory circuit for storing configuration information for configuring
 - 3 circuits of the programmable portion.
- 1 **4.** The integrated circuit device of claim 2, further including:
 - 2 a timing circuit that receives a clock signal and generates an internal
 - 3 clock signal that is phase shifted with respect to the clock signal.
- 1 **5.** The integrated circuit device of claim 1, further including:
 - 2 a plurality of input/outputs commonly connected to the programmable

a scramble operation on the received data; and

the operation control store provides operational values that represent at least one scrambling polynomial.

least one scrambling polynomial.

11. The integrated circuit device of claim 9, wherein:

the operational control store includes circuits that may provide at least one user operational value configured by a user and preset operational values that may be established by at least one integrated circuit manufacturing step.

one user operational value configured by a user and preset operational values

that may be established by at least one integrated circuit manufacturing step.

12. The integrated circuit device of claim 6, wherein:

the communication portion includes a data (MUX) multiplexer that enables a data path between one of a plurality of inputs and a data MUX output, and each data operation circuit is coupled to an input of the data MUX.

enables a data path between one of a plurality of inputs and a data MUX

output, and each data operation circuit is coupled to an input of the data MUX.

13. The integrated circuit device of claim 6, wherein:

the communication portion includes a physical layer circuit that provides a data output stream compatible with a particular data transmission media.

provides a data output stream compatible with a particular data transmission

media.

14. The integrated circuit device of claim 6, wherein:

the at least one communication portion includes a plurality of communication portions.

communication portions.

1 **15.** A semiconductor device, comprising:
2 a programmable logic device having a communication portion
3 embedded therein, the communication portion including non-programmable
4 circuits designed to provide a selectable data communication function.

1 **16.** The semiconductor device of claim 15, wherein:
2 the communication portion includes a plurality of circuit blocks that
3 each provides a different data communication function.

1 **17.** The semiconductor device of claim 16, wherein:
2 the communication portion includes a selectable data path between
3 each circuit block and a data output.

1 **18.** The semiconductor device of claim 15, wherein:
2 the communication portion includes a block converter circuit that
3 encodes input data words into output data words and a scrambler circuit that
4 scrambles data values according to an operational control value.

1 **19.** The semiconductor device of claim 15, wherein:
2 the communication portion includes a block converter circuit that
3 decodes input data words into output data words and a de-scrambler circuit
4 that de-scrambles data values according to an operational control value.

1 **20.** The semiconductor device of claim 18, wherein:

2 the communication portion includes an operational control store that

3 provides selectable operational control values to the scrambler circuit.

Study	Year	Country	Sample Size (n)	Age Range (years)	Gender	Prevalence (%)	95% CI
1	1998	USA	1,000	18-24	F	1.2	0.5-2.1
2	2001	USA	2,500	25-34	M	0.8	0.3-1.5
3	2003	USA	1,500	35-44	F	1.5	0.7-2.8
4	2005	USA	3,000	45-54	M	0.9	0.4-1.8
5	2007	USA	2,000	55-64	F	1.1	0.5-2.2
6	2009	USA	1,800	65-74	M	0.7	0.3-1.4
7	2011	USA	2,200	75-84	F	1.3	0.6-2.6
8	2013	USA	1,600	85-94	M	0.6	0.2-1.3
9	2015	USA	2,400	95-104	F	1.4	0.7-2.7
10	2017	USA	1,900	105-114	M	0.8	0.3-1.6
11	2019	USA	2,100	115-124	F	1.2	0.6-2.4
12	2021	USA	1,700	125-134	M	0.9	0.4-1.7
13	2023	USA	2,300	135-144	F	1.1	0.5-2.3
14	2025	USA	1,800	145-154	M	0.7	0.3-1.4
15	2027	USA	2,000	155-164	F	1.3	0.6-2.6
16	2029	USA	1,600	165-174	M	0.6	0.2-1.3
17	2031	USA	2,400	175-184	F	1.4	0.7-2.7
18	2033	USA	1,900	185-194	M	0.8	0.3-1.6
19	2035	USA	2,100	195-204	F	1.2	0.6-2.4
20	2037	USA	1,700	205-214	M	0.9	0.4-1.7
21	2039	USA	2,300	215-224	F	1.1	0.5-2.3
22	2041	USA	1,800	225-234	M	0.7	0.3-1.4
23	2043	USA	2,000	235-244	F	1.3	0.6-2.6
24	2045	USA	1,600	245-254	M	0.6	0.2-1.3
25	2047	USA	2,400	255-264	F	1.4	0.7-2.7
26	2049	USA	1,900	265-274	M	0.8	0.3-1.6
27	2051	USA	2,100	275-284	F	1.2	0.6-2.4
28	2053	USA	1,700	285-294	M	0.9	0.4-1.7
29	2055	USA	2,300	295-304	F	1.1	0.5-2.3
30	2057	USA	1,800	305-314	M	0.7	0.3-1.4
31	2059	USA	2,000	315-324	F	1.3	0.6-2.6
32	2061	USA	1,600	325-334	M	0.6	0.2-1.3
33	2063	USA	2,400	335-344	F	1.4	0.7-2.7
34	2065	USA	1,900	345-354	M	0.8	0.3-1.6
35	2067	USA	2,100	355-364	F	1.2	0.6-2.4
36	2069	USA	1,700	365-374	M	0.9	0.4-1.7
37	2071	USA	2,300	375-384	F	1.1	0.5-2.3
38	2073	USA	1,800	385-394	M	0.7	0.3-1.4
39	2075	USA	2,000	395-404	F	1.3	0.6-2.6
40	2077	USA	1,600	405-414	M	0.6	0.2-1.3
41	2079	USA	2,400	415-424	F	1.4	0.7-2.7
42	2081	USA	1,900	425-434	M	0.8	0.3-1.6
43	2083	USA	2,100	435-444	F	1.2	0.6-2.4
44	2085	USA	1,700	445-454	M	0.9	0.4-1.7
45	2087	USA	2,300	455-464	F	1.1	0.5-2.3
46	2089	USA	1,800	465-474	M	0.7	0.3-1.4
47	2091	USA	2,000	475-484	F	1.3	0.6-2.6
48	2093	USA	1,600	485-494	M	0.6	0.2-1.3

1 **21.** A method, comprising the steps of:

2 performing predetermined logic functions on a programmable logic

3 portion of the integrated circuit; and

4 performing serial data communication functions on a communication

5 portion of the integrated circuit that includes circuit blocks that are not

6 synthesized.

1 **22.** The method of claim 21, wherein:

2 performing serial data communication functions includes

3 selecting a polynomial value from a number of polynomial

4 values, and

5 scrambling serial data according to the selected polynomial

6 value.

1 **23.** The method of claim 21, wherein:

2 performing serial data communication functions includes encoding

3 serial data having words of a first bit length into serial data having words of a

4 second bit length that is different than the first bit length.

ABSTRACT OF THE DISCLOSURE

1
2 According to one embodiment, an integrated circuit (100) includes a programmable
3 portion (102) and a communication portion (104). A programmable portion (102) may
4 include logic circuits that are configurable by a user. A communication portion (104) may
5 include one or more circuit blocks designed to perform predetermined serial data
6 communication functions. According to one embodiment, a communication portion (104)
7 may include a block converter (218) that can encode/decode input data words into output
8 data words, and a scrambler circuit (220) for scrambling/de-scrambling data according to a
9 predetermined scrambling polynomial value. Different scrambling polynomial values may
10 be selected from an operation control store (206) to provide a variety of different
11 scrambling/de-scrambling functions. The inclusion of a communication portion (104) may
12 reduce the size and/or increase the speed of an integrated circuit over conventional
13 approaches that may synthesize serial data communication functions from programmable
14 logic circuits.




FIG. 1




FIG. 2A




FIG. 2B




FIG. 3




FIG. 4A




FIG. 4B




FIG. 5

OCT. 29. 2000 9:41AM
OCT. 27. 2000 9:01AM

CYPRESS SEMICONDUCTOR

NO. 446 NO. 481⁴ P. 3

PATENT APPLICATION

DECLARATION AND POWER OF ATTORNEY
RE PATENT APPLICATION

ATTORNEY DOCKET NO. CY-00111

I, below named inventor, I hereby declare that:
residence/post office address and citizenship are as stated below next to my name;
I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

STRUCTURE FOR EFFICIENT IMPLEMENTATION OF SERIAL DATA COMMUNICATION FUNCTIONS ON A PROGRAMMABLE LOGIC DEVICE (PLD)

specification of which is attached hereto unless the following box is checked:

- () was filed on _____ as US Application Serial No. or PCT International Application Number _____ and was amended on _____ (if applicable).

I hereby state that I have reviewed and understood the contents of the above-identified specification, including the claims, as amended by amendment(s) referred to, above. I acknowledge the duty to disclose all information which is material to patentability as defined in 37 CFR 1.56.

Foreign Application(s) and/or Claim of Foreign Priority

I hereby claim foreign priority benefits under Title 35, United States Code Section 119 of any foreign application(s) for patent or inventor(s) certificate listed below and as also identified below any foreign application for patent or inventor(s) certificate having a filing date before that of the application to which priority is claimed:

COUNTRY	APPLICATION NUMBER	DATE FILED	PRIORITY CLAIMED UNDER 35 U.S.C. 119
			YES: NO:
			YES: NO:

Provisional Application

I hereby claim the benefit under Title 35, United States Code Section 119(e) of any United States provisional application(s) listed below:

APPLICATION SERIAL NUMBER	FILING DATE

U.S. Priority Claim

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code Section 120, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, Section 1.52(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

APPLICATION SERIAL NUMBER	FILING DATE	STATUS (patented/pending/abandoned)

POWER OF ATTORNEY:

As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) listed below to prosecute this application and transact all business in the Patent and Trademark Office connected therewith.

Bradley Sako, Reg. No. 37923

Send Correspondence to:

Bradley T. Sako
3954 Loch Lomond Way
Livermore, CA 94530

Direct Telephone Calls To:

Bradley Sako
1-408-339-1082

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of First Inventor: Michael T. Moore

Citizenship: Ireland

Residence: 3433 Remora Street, Santa Clara, CA USA 95051

Post Office Address: Same

Michael T. Moore
Inventor's Signature

Date

10/29/00



PATENT APPLICATION

ATTORNEY DOCKET NO. CY-0016

**DECLARATION AND POWER OF ATTORNEY
FOR PATENT APPLICATION**

Full Name of Second Inventor: James Lie

Citizenship: Hong Kong

Residence: 475 Dundee Avenue, Milpitas, CA USA 95035

Post Office Address: Same

Inventor's Signature

Date

10/29/00